

# Research Journal of Pharmaceutical, Biological and Chemical Sciences

## Review On Low Speed Communication Protocols Like SPI, I<sup>2</sup>C and UART.

Shanthipriya S<sup>1\*</sup>, and Lakshmi S<sup>2</sup>.

<sup>1</sup>M. TECH VLSI , Sathyabama University, Chennai, Tamil Nadu, India.

<sup>2</sup>Assistant Professor, Faculty of Electricals and Electronics, Sathyabama University, Chennai, Tamil Nadu, India.

### ABSTRACT

This paper is mainly based on the survey on low speed communication protocols .SOC consists of processors, interconnects, various subsystems like Modem, GPU, display, sensor and peripheral subsystem. SOC uses peripheral sub system to interface with external chips. These communication protocols can be divided in to 2 categories, one is high speed communication protocols And another is low speed communications protocols. High speed communication protocols are optimized for performance while causing higher power consumption. Low speed communication Protocols are optimized for low power consumption, while they are targeted for low data through put applications. Protocols like I<sup>2</sup>C ,SPI, UART falls in to this category.

**Keywords:** SOC, GPU, I<sup>2</sup>C, SPI, UART

*\*Corresponding author*

**INTRODUCTION**


The low speed peripheral subsystem includes low speed communication protocols like serial peripheral interface (SPI), inter integrated circuit (I<sup>2</sup>C) and universal asynchronous receiver and transmitter. These three protocols are well suited for serial communication. SPI was developed by the company called MOTOROLA. This was derived from the architecture MOTOROLA 68000 microprocessor which announced in 1979. M68HC03 microcontroller was the first microcontroller with SPI bus. The Motorola M68C11 is still available with the same architecture. Though SPI is an external microcontroller bus, it is used to connect microcontroller peripherals with four wires. For detail specification of SPI the microcontroller data sheet should be read.[1]

Coming to I<sup>2</sup>C it was found in 1982. The main aim of I<sup>2</sup>C is to provide an easy way of connection between CPU to peripheral chips. This can be connected as parallel address and data buses. But this leads to a lot of wiring on printed circuit boards and glue logic that decode the address bus on which peripherals are connected. Philips labs in Eindhoven, the Netherlands, invented I<sup>2</sup>C in order to make PCB's less complex and simpler. I<sup>2</sup>C protocol requires only two wires to connect all peripherals. The speed of I<sup>2</sup>C is 100 kb/s. This was reviewed many times, then in 1994 they introduced the speed of 400 kb/s. This I<sup>2</sup>C protocol does not require any license fee for implementation as of October 1, 2006. By using "fair open policy" the Philips semiconductor will always demonstrate with I<sup>2</sup>C.[1]

UART is a hardware device of the computer. It acts as asynchronous serial communication where speed of transmission and data format can be configurable. It is used in various communication standards such as RS-232, RS-422, RS-485. Generally there are different types of UART like dual UART, Quadruple UART (NXP28L194), octal UART like Exar XR16L788. The basic function of UART is to convert serial data to parallel forms. It will collect the data in the form of bytes and transmit as bit by bit to the other end in step by step manner. When UART is used in between the equipment it will not directly transmit or receive the external signals, they convert logic level signals.[5]

**LITERATURE REVIEW**

Aviraj Ghanekar (2016) described about the SPI protocols that this protocol is the trendy protocol which is used to link peripherals to microcontroller or microprocessor. This can be used 8 or 16 bit data transfer. Generally the SPI protocols use 4 lines for transmission of data. [2]



**Fig 1: SPI Master and Slave**

Figure 1 shows that SPI protocol transmits the data through four signal lines. They are SCLK which is so called serial clock which synchronizes the data transfer. Then MOSI (i.e. master out slave in) where data is transmitted from master device to slave device. Then MISO (i.e. master in slave out) where data is transmitted from slave device to master device. At last there is a line called SS which is nothing but slave select line which is operated by master device that which slave device should start communication. When it goes low that particular slave device will get activated. The main key feature is, it has independent clock cycles where it can transmit and receive data simultaneously both at the rising and falling edge of the clock. The baud rate of protocol is calculated by using the following formula.[2]

i)  $Baud\ Rate = \frac{Bus\ Clock}{Baud\ Rate\ Divisor}$

ii)  $Baud\ Rate\ Divisor = (SPR + 1) \cdot 2(SPR + 1)$

The speed rate of SPI protocols is low or medium which ranges up to 10 MHz. [2]

M.Sandya(2012) described that SPI bus is used for bidirectional transmission of data by using several modules between microprocessor and slaves. The three important modules of SPI bus are i) Design of clock generation module ,ii)Serial interface module ,iii) Top level module .[3]

In Design of clock generation module the output signal s-clock is produced with various frequency factor of the clock register, where clock signal of the clock generation is the main root from the system clock – wb clk. The odd or even frequency division will be generate for the serial clock of transmission in order to attain reliability. [3] In serial interface module design is responsible for the transmission of data from parallel to serial and serial to parallel. Then comes top level module , the main aim of top level module is to work on smoothly, therefore it requires control word, normal clock generation and transmission module and all these module are designed by using verilog language.[3]

Jayant Mankar (Jan2014) described that I<sup>2</sup>C and CAN are the only protocol which is used at software addressing and when compared to CAN, I<sup>2</sup>C to protocol design in simple and easy. This communication protocol has two active wires and one ground connection. The two active wires are namely as SCA and SDA. Where SCA is a Serial Clock and SDA is the Serial Data. If in bidirectional in nature and half duplex, where they carry information between the devices connected to bus. Each device have a individual address either for Transmission or reception that depend on function of device. There are various components in I<sup>2</sup>C communication like prescale Register, Command Register, Transmit Register and Receiver Register. The Prescale Register is used to convert from high frequency to low frequency by integer division. As immediately when data comes into the Status Register it will wait for command register for commands, according to command it will act. (i.e) either to transmit or Receive data and this data will be transmitted to data I/O register. The I<sup>2</sup>C Master Byte Controller are the byte command in which the heart of I<sup>2</sup>C communication at byte level. It generates different states by state machine to perform various byte operations. The data I/O shift register component is work with data associated with I<sup>2</sup>C for read and write transaction[4] The Master bit controller of I<sup>2</sup>C involves bit command controller and clock generator. Here the data is transmitted bit wise into command bit controller from there is will be transmitted and SDA. At the time of reception the process occurs vice versa (ie) first the data comes SDA and then bit controller.I<sup>2</sup>C working is based on different stages. The two main signals at I<sup>2</sup>C in SDA and SCL.At start condition the SDA line get low and it pull the SCL line low. During stop condition the bus master the SCL line and then SDA line in order to stop. [4]




Fig 2: Transmission of a byte to a slave

Figure 2 shows that transmission of a byte to a slave when the start condition occur a byte of data is transmit from master to slave. The first byte will identify the address from slave and rest of the bytes are depend upon regular slave. [4]




Fig 3: Reception of the byte from a slave

Figure 3 shows Similarly while receiving a byte from a slave device. The slave response to be acknowledge. When the slave Read and Write bit of the address won set to read i.e set to 1. Figure 4 shows that when getting acknowledge (ACK) from a slave it should be acknowledge by the slave for slave device when

an address or data transmitted. On giving ack now from a slave device. The master must acknowledge to the slave device when it receiving data from slave device. If not, NACK signal will send and stop the data transmission. [4]




Fig 4: Byte structure

MS.Neha R.Laddha ( jan2013)described about serial communication by UART that this protocol is mainly used for serial communication in order to reduce signal distortion because of its simple structure ,and it is effective for long distance communication. The universal asynchronous receiver transmitter is reliable for data transmission and the used for different techniques for it. [6] Figure 5 shows that UART is mainly divided into three sub modules initially the baud rate generator and then a receiver and transmitter. In order to control UART receiver and transmitter the baud rate generator will produce low clock signal which should greater than a baud rate. The UART transmit module transmits the bit through TXD, whereas the UART receiver module will receive signals through RXD.[6] . The design of UART is more reliable, stable and flexible when using FIFO and gives high BGS rate.[7].




Fig 5: UART Module

As it is full duplex receiver and transmitter, it has inbuilt programming which controls on computer interface to its attached serial devices. The shift register is the main thing for serial transmission. The both transmitter and receiver are said to identical frequency when a baud rate is generated.[8].

Swathi Dubey May 2016 described in Implementation of UART that UART will convert serial to parallel data which has low velocity, short distance and low cost. In order to achieve reliable compact and stable data transmission the UART is designed with very high description language can be integrated into field programmable gate array to achieve error free received data and different frequencies of Baud . The baud rate is calculated by using following formula.[9]

$$\text{BAUD RATE} = \text{NO.OF BITS TRANSMITTED/RECEIVED PER SECOND.}$$

**CONCLUSION**

This survey is described about working of low speed communication protocols and it will be used to support low speed peripheral subsystem . so a survey has been made to understand the specification of all these protocols. All the papers and journals which are explained and mentioned that how the protocols works in a particular format and what are the rule should be followed while designing these protocols. These designs are used in various electronics applications. From the complete survey the function of these low speed communication protocols are studied which is used for low power consumption.

**REFERENCES**

[1] Frederic Leens ,(February 2009) ,An Introduction to I<sup>2</sup>C and SPI Protocols, IEEE Instrumentation & Measurement Magazine 1094-6969/09/\$25.00©2009IEEE



- [2] Aviraj Ghanekar, BrajKishor, SachinBandewar (May 2016)Design and Implementation of SPI BusProtocol, International Journal of Advanced Research in Electrical,Electronics and Instrumentation Engineering Vol. 5, Issue 5, May 2016.
- [3] M.Sandya,K.Rajasekhar(2012),Design and Verification of Serial Peripheral Interface, International Journal of Engineering Trends and Technology- Volume3Issue4
- [4] Jayant Mankar, Chaitali Darode , Komal Trivedi, Madhura Kanoje, Prachi Shahare ( January 2014) ,REVIEW OF I2C PROTOCOL International Journal of Research in Advent Technology, International Journal of Research in Advent Technology, International Journal of Research in Advent Technology, volume 2,issue 1
- [5] [https://en.wikipedia.org/wiki/Universal\\_asynchronous\\_receiver/transmitter](https://en.wikipedia.org/wiki/Universal_asynchronous_receiver/transmitter)
- [6] Neha R Laddha, A PThakare (January – 2013),„A Review on Serial Communication by UART” International Journal of Advanced Research in Computer Science and Software Engineering 3(1), pp. 366-369
- [7] Miss.Ruchika Longadge, Prof. Mithilesh Mahindra, Prof. VidyaDahake ,(May 2015)” Design and Implementation of UART” International Journal of Advanced Research in Computer and Communication Engineering Vol. 4, Issue 5.
- [8] Parul Shrivastava, Prof. Sourabh Sharma , (April 2014)“Design and simulation of 16 Bit UART Serial Communication Module Based on VHDL” International Journal of Emerging Technology and Advanced Engineering Website: www.ijetae.com (ISSN 2250-2459, ISO 9001:2008 Certified Journal, Volume 4, Issue 4.
- [9] SwatiDubey, AmritaSingh(May 2016),A Review Paper on Implementation of UART, International Journal of Science, Engineering and Technology Research (IJSETR),Volume 5, Issue 5,